






A logical view of a MTA Processor





A logical view of a MTA Processor

